This paper reviews recent advancements in tunnel field effect transistor (TFET) technology and assesses its promise for overcoming the energy efficiency limit of CMOS technology. Challenges for practical implementation of low-cost, low-power TFET digital logic are discussed.
Advanced TFET Materials
The range of performance over which TFETs offer an advantage over MOSFETs can be extended if more advanced semiconductor materials are used. III-V and carbon materials are of particular interest due to their small tunneling effective masses and direct band gaps. The most promising III-V materials for TFETs appear to be InAs (n-channel) [10] and InAs/Al x Ga 1-x Sb (p-channel) [11] . Fig. 4 compares various simulated TFET transfer characteristics. Carbon nanotube (CNT) [12] and graphene nanoribbon (GNR) [13] TFETs potentially can achieve even lower average S because the tunneling probability is higher in a 1D system than in 2D and 3D systems due to the lack of transverse momentum, and also because the 1D density-of-states distribution can provide for high carrier density at small Fermi energy, allowing large tunneling current to be achieved with a small voltage swing [14] .
TFET Technology Challenges
The ability to tune V T is an important requirement for circuit design optimization. To date, no systematic study of TFET V T control has been reported. Process-induced V T variation can limit V DD scaling and should be studied.
Because a TFET comprises a reverse-biased pn junction, channel-length (i.e. off-state depletion width) scaling below ~20 nm will result in significantly increased I OFF [15] . This issue can be mitigated by elevating the source region ( Fig. 5 ) to allow for more aggressive L G scaling [16] .
Since a TFET is an asymmetric structure, it cannot be used effectively in a transmission/pass gate or as an access transistor because these applications require current flow in both directions. This limits the utility of TFETs in static latches/registers and conventional 6-transistor SRAM cells. For a TFET-based SRAM cell to achieve good read and write margins, an additional read access transistor is needed -at the cost of increased cell area [17] . The series connection of TFETs (vs. MOSFETs) in standard pull-down/pull-up networks will also require more area.
Because the channel-region inversion layer in a TFET is linked to the drain (rather than the source as in a MOS-FET), larger gate-to-drain ("Miller") capacitance is another concern for TFET-based circuit design [18] . For lightly loaded gates (C out /C in < 4), this increased capacitive loading can significantly degrade circuit performance [17, 18] .
Conclusion
TFETs show promise for improving CMOS energy efficiency. To extend the potential advantage of TFET technology beyond low-throughput/high-parallelism applications, substantial improvements in I ON via innovation in device design and advanced materials are needed.
Fundamental challenges pertaining to V T control, L G scaling, and TFET-based circuit design remain to be addressed before TFET technology can be considered to be practical for the manufacture of low-power digital circuits. 
